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Abstract—We report the experimental demonstration of a
multiplier phase detector implemented with a single top-gated
graphene transistor. Ambipolar current conduction in graphene
transistors enables simplification of the design of the multiplier
phase detector and reduces its complexity in comparison to phase
detectors based on conventional unipolar transistors. Fabrication
of top-gated graphene transistors is essential to achieve the higher
gain necessary to demonstrate phase detection. We report a phase
detector gain of −7 mV/rad in this letter. An analysis of key
technological parameters of the graphene transistor, including se-
ries resistance, top-gate insulator thickness, and output resistance,
indicates that the phase detector gain can be improved by as much
as two orders of magnitude.
Index Terms—Ambipolarity, graphene, graphene field-effect
transistor, phase detector.
I. INTRODUCTION
S INCE its discovery in 2004 [1], graphene has attractedsignificant interest for electronics applications. Graphene
has large intrinsic carrier mobility [2], excellent mechanical
stability [3], and superior thermal conductivity [4]. Moreover,
recent work has demonstrated graphene transistors with a cutoff
frequency fT of 26–300 GHz at a channel length on the order
of 100 nm [5]–[7], and higher fT is projected at smaller
channel lengths. It has been also established that graphene
transistors produce relatively low levels of 1/f noise [8], which
contributes to the phase noise in the system via nonlinearity-
induced upconversion. 1/f noise in top-gated graphene transis-
tors is expected to be suppressed even further via proper design
of the channel and contacts [9], with potential reductions in
system noise levels. All these advantages have motivated sig-
nificant interest and investment in the development of graphene
as a potential candidate material for analog, mixed-signal, and
radio-frequency (AMS/RF) systems.
Currently, most fabricated graphene transistors exhibit the
ambipolar current conduction behavior [10]. By adjusting the
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gate–source and drain–source voltages, the ambipolar graphene
transistor can be switched from n-type to p-type [10]–[12]. In
analog electronics, this novel property has opened opportuni-
ties for increased functionality through nontraditional circuit
architectures. For example, ambipolar graphene transistors have
been used to demonstrate a frequency multiplier [13], [14], an
RF mixer [15], and a triple-mode amplifier [16].
In this letter, we propose and experimentally demonstrate
a multiplier phase detector utilizing a fabricated ambipolar
top-gated single-layer graphene transistor. In comparison to
the traditional implementation of the multiplier phase detector
that requires multiple unipolar transistors, our proposed circuit
requires only one transistor and one resistor, which greatly
simplifies the design of the multiplier phase detector.
II. GRAPHENE MULTIPLIER PHASE DETECTOR
The multiplier phase detector is a vital component of the
phase-locked loop, which is one of the most important building
blocks in modern analog, digital, and communication circuits
[17]. A multiplier phase detector takes two input signals, i.e.,
u1 and u2, and produces an output voltage that is proportional
to the phase difference between u1 and u2. Usually, u1 and u2
are a sinusoidal signal and a square-wave signal, respectively
[17]. Without loss of generality, we assume that
u1(t) = U10 sin(ω1t+ θ1) and u2(t) = U20 rect(ω2t+ θ2)
(1)
where rect stands for rectangular, and U10 and U20, ω1 and ω2,
and θ1 and θ2 are the amplitudes, radian frequencies, and phases
of u1 and u2, respectively. u1 and u2 are multiplied by the phase
detector, and the high-frequency component of the result uout
is filtered out through a low-pass filter, leaving only the DC
component ud. If ω1 = ω2, ud is given by
ud(t) = U10U20
2
π
(sin(θ1 − θ2)) ≈ Kdθe (2)
where Kd denotes the detector gain, and θe is the phase
difference between the two input signals in radians.
Traditionally, u1 and u2 are multiplied by an analog mul-
tiplier built using multiple unipolar transistors. For example,
a typical Gilbert cell analog multiplier [18] consists of six
transistors and two resistors. However, in this letter, we leverage
the ambipolarity of the graphene transistor to propose a simpli-
fied circuit structure requiring only a single top-gated graphene
transistor and one resistor. The schematic of the graphene
multiplier phase detector and an illustrative IDS–VGS curve of
an ambipolar graphene transistor are presented in Fig. 1. In
this proposed implementation of the multiplier phase detector,
sinusoidal signal u1 has a small amplitude. Square-wave signal
u2 serves as the bias voltage, and it is chosen so that the lower
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YANG et al.: GRAPHENE AMBIPOLAR MULTIPLIER PHASE DETECTOR 1329
Fig. 1. (a) Schematic of the proposed graphene multiplier phase detector
based on a single top-gated graphene transistor and an off-chip resistor Rload.
uout is the output of the phase detector. (b) Illustration of the typical ambipolar
IDS–VGS curve. Vmin is the voltage, where IDS is the minimum.
and higher levels of u2, denoted as Vlow and Vhigh, satisfy
Vlow < Vmin and Vhigh > Vmin, respectively. Here, Vmin is the
minimum conduction point of the ambipolar graphene transis-
tor. When u2 = Vlow (Vhigh), IDS of the graphene transistor
decreases (increases) as the gate voltage increases, and the
voltage drop across the resistor decreases (increases), thereby
increasing (decreasing) uout. Therefore, the voltage gain of the
circuit ∂uout/∂u1 is positive (negative). As a result, the gain
of the circuit G is also a square wave that switches between
positive and negative values. Since uout = Gu1, the product of
u1 and u2 has been transformed into the product of u1 and G,
which is inherently produced by the proposed circuit.
III. GRAPHENE TRANSISTOR FABRICATION
In this letter, the proposed multiplier phase detector is
demonstrated using a fabricated top-gated graphene transistor.
Our graphene flakes are exfoliated from a high-quality graphite
source highly oriented pyrolytic graphite onto a Si/SiO2 sub-
strate, where the thickness of SiO2 is 300 nm. The graphene
flakes are selected by Raman spectroscopy through the 2D
band deconvolution and I(G)/I(2D) intensity comparison [19],
where the Lorentzian fit gives full-width at half-maximum
of 27.8 cm−1 for 2D peak. In this letter, a two-layer oxide
fabrication method is used to grow a high-quality insulator
on graphene [20]. The first layer serves as an adhesive layer
between graphene and the following atomic layer deposition
(ALD) oxide. This layer is self-oxidized AlOx that is made
by evaporation of a very thin layer of Al and stored at room
temperature. The second layer is Al2O3 grown by ALD. Ow-
ing to the good adhesion of the first layer, the second ALD
Al2O3 layer can uniformly grow. The total thickness of the
top-gate oxide stack examined by AFM is about 23 nm. The
source, drain, and top-gate electrodes are defined by e-beam
lithography, followed by evaporation of Ti/Au (6/60 nm). The
width and the length of graphene under the top gate are 2.98
and 1.28 μm, respectively. The top-gate insulator capacitance
is evaluated to be approximately 360 nFcm−2, the mobility is
2100 cm2V−1s−1, and the contact resistance is 5 kΩμm. The
image of the fabricated graphene transistor and the electrical
characteristics are shown in Fig. 2. All measurements were
performed under ambient conditions.
IV. GRAPHENE MULTIPLIER PHASE DETECTOR
To demonstrate our proposed graphene multiplier phase de-
tector in Fig. 1(a), Rload is set to 20 kΩ, VDD to 1.8 V, and the
frequency of both u1 and u2 to 100 kHz. In Fig. 3, we present
the output uout of the circuit at different phase differences θe
between u1 and u2. Since IDS of the graphene transistor is
not identical at Vlow and Vhigh, there will be a “stair” in the
Fig. 2. (a) SEM image of a representative fabricated top-gated graphene
transistor. (b) Raman spectrum of the single-layer graphene. (c) IDS–VGS char-
acteristics of the graphene transistor for VDS = 0.1 V. (d) Transconductance
gm−VGS characteristics for VDS = 0.1 V.
Fig. 3. Output uout versus uin = u1 + u2 for (a) θe = (π/2). (b) θe =
(π/6). (c) θe = −(π/6). (d) θe = −(π/2).
Fig. 4. DC component uout at different θe between u1 and u2.
output ud between the two halves in a cycle. However, this
“stair” is caused only by u2 and is not related to the phase
difference between u1 and u2. Therefore, it will not affect the
performance of the phase detector, which is the difference in the
DC component ud of uout at different phase differences θe. In
Fig. 3, it can be observed that at θe = (π/2) rad, the circuit
is biased in the negative gain condition for the positive half
of u1 and in the positive gain condition for the negative half
of u1. Hence, output uout has the smallest DC component at
θe = (π/2) rad. In contrast, at θe = −(π/2) rad, the circuit
is biased in the positive gain condition for the positive half
of u1 and in the negative gain condition for the negative
half of u1. Hence, output uout has the largest DC component
at θe = −(π/2) rad. The circuit voltage gain ∂uout/∂u1 is
≈ 0.1, which is approximately one order of magnitude larger
than previous values reported in literature [13], [16]. This
improvement in gain can be attributed to the use of top-gated
graphene transistors in the design of the multiplier phase de-
tector, and it directly leads to the increase in detector gain Kd.
In Fig. 4, we have shown the DC component ud at different
θe. As the phase difference goes from π/2 to −(π/2) rad, ud
increases from 298 to 319 mV, which corresponds to a detector
gain Kd ≈ −7 mV/rad.
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V. DISCUSSION
Currently, due to the immature graphene transistor fabrica-
tion technology, the detector gain Kd of the proposed graphene
multiplier phase detector is approximately two orders of
magnitude lower than the detector gain of traditional multiplier
phase detectors [21]. For the proposed graphene multiplier
phase detector, Kd is directly proportional to the circuit voltage
gain G, which is proportional to the transconductance gm and
Rtotal to the first order. Here, Rtotal = (RloadRO/Rload +
RO) is the parallel combination of the load resistance Rload
and the output resistance RO of the graphene transistor [16].
Here, we use the graphene transistor model in [22] to study the
impact of improving gm and Rtotal on detector gain Kd.
Improve gm: gm can be improved by reducing the con-
tact resistance Rs and the thickness tins of the insulator
Al2O3. Currently, Rs = 5 kΩμm, and tins = 23 nm for
our graphene transistor. A recent study [23] has shown
that by using the self-aligned fabrication technique, the
top gate can completely cover the graphene sheet inside
the channel, thereby reducing the access region resistance
by as much as 10×. Our simulations indicate that re-
ducing Rs by 10× can effectively increase gm by 10×.
However, as Rs further reduces, the improvement in gm
is marginal. In contrast, if Rs = 5 kΩμm, reducing tins
by 10× will not result in significant improvement of gm,
but if Rs has been reduced by 10×, reducing tins by
10× can further improve gm by 10×, resulting in 100×
improvement in gm overall. Hence, we conclude that,
currently, contact resistance Rs is the limiting factor for
the improvement of gm. As Rs is reduced, however, tins
will dominate the value of gm. Note that reducing tins
and hence increasing the top-gate capacitance will not
yield an unlimited increase in gm, which is capped by the
inherent quantum capacitance of graphene. However, the
investigation of fundamental limitations of gm is out of
the scope of this letter.
Improve Rtotal: Rtotal is the parallel combination of Rload and
RO. Currently, RO is on the order of kΩ, which is compa-
rable to Rload. Since an increase in gm leads to an increase
in IDS, the output resistance RO and, hence, Rtotal are re-
duced as a result. Hence, although our simulations indicate
that gm can be potentially improved by 100× by reducing
both Rs and tins by 10×, the circuit gain will only increase
by 5×. In order to preserve the effect of improvements in
gm, the graphene transistor should be kept in the saturation
region such that RO  Rload, ensuring that the reduction
in RO due to improvements in gm will not significantly de-
creaseRtotal. Under such conditions, the increase in gm can
be completely transformed into the increase in circuit gain.
VI. CONCLUSION
We have proposed and experimentally demonstrated a single-
transistor graphene multiplier phase detector. By leveraging the
in-field controllability of ambipolar conduction in the graphene
transistor, the proposed circuit realizes phase detection with a
detector gain of −7 mV/rad. Our analysis indicates that by
1) reducing the series resistance, 2) decreasing the gate insu-
lator thickness, and 3) keeping the transistor in the saturation
region, the detector gain can be potentially improved by 100×.
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